Abslracf -A microfabrication technology has been developed and demonstrated, which enhances the capabilities and applications of high aspect ratio silicon-on-insulator microelectromechanical systems (SOL-MEMS) by enabling additional independent degrees of freedom of operation: both upward and downward vertical pistoning motion as well as bi-directional rotation. This is accomplished by applying multiple-mask high aspect ratio etches from both the frontand back-side of the SO1 device layer, forming beams a t different levels. The processes utilize four masks, two for front-side and two for back-side etching. As a result, singlecrystal silicon beams with four different cross-sections a r e fabricated, and can he combined to form many additional beam cross-sections. By this methodology, unique high aspect ratio micromirror devices were demonstrated with fully isolated and accurately self-aligned vertical combdrives in the SO1 device layer, with initial combfinger overlap. Examples of fabricated devices are given.
INTRODUCTION
The recent focus of the MEMS world on optical applications of micromachined devices has pushed the field out of surface micromachining technology [I]- [4] . This is mainly due to the need for optically very flat and smooth structures, as well as due to the desire for large deflections and large actuation forces available using high aspect-ratio micromachining. Silicon on insulator (Sol) based MEMS have become increasingly interesting recently as a platform for a variety of optical applications [5] - [10] . By moving to silicon on insulator (Sol) technology, the flatness issue is mostly ameliorated (e.g. Of interest was to enable fabrication of venically displaced structures to provide conversion of in-plane actuation to out-ofplane actuation and rotation, or to enable fabrication of vertical combdrives and directly convert electrostatic force to rotation. Vertically staggered silicon-on-insulator (SOI) combdrives perform well for single-sided rotation applications [5] , [6] and demonstrate advantages of SOI-MEMS with respect to surfacemicromachined examples of vertical combdrives [4]. Recently, the SO1 process was improved to provide self-alignment of upper and lower combfingers [IO] .
However, in these previous processes, no isolation is available between combdrive fingers in either upper or lower combdrives, limiting devices to one-sided rotation. Rotation of devices is accompanied by undesired downward and lateral actuation due to the electrostatic force which is undesirable for phased-may applications. Also, the support beams are full thickness SO1 device layer beams which are stiff for torsion-rotation and especially inadequate for pistoning actuation. Lastly, the upper and lower comb-finger sets are separated by the thickness of insulating oxide (-1 pm), 0-7803-7596-3/02/$17.00 02002 IEEE requiring large biasing (pre-tilting) of devices before the combfingers are adequately engaged. Pre-engagement of vertical comb-fingers is highly desirable for well-behaved performance at lower actuation voltages [3] . Pre-engagement was previously demonstrated in a silicon optical scanner fabricated by eutectic bonding assembly [I I] . The latter process suffers from difficult alignment between comb-fingers and utilizes metals and alloys that can reduce repeatability and reliability of device operation.
The fabrication process presented in this work is a 4-mask SO1 process that alleviates the above limitations. Namely: 1) all combfingers are fabricated in the device layer allowing isolated independently powered vertical combdrive sets. This enables independent up-or down-pistoning and bi-directional rotation; 2) comb-fingers are timed etched such that there is several microns of pre-engagement (overlap); 3) support beams can be of any desired thickness for lower-voltage operation, and optimized rotation vs. vertical pistoning compliance; 4) masks for etching of comb-fingers are self-aligned by a single mask 5 ) structures are made in monolithic single-crystal silicon for repeatable and reliable operation.
Providing the capability for conversion of in-plane actuation to vertical actuation andlor rotation would enable a variety of high-performance micro-optical elements. Achieving that goal requires that the SOI-MEMS include structures that are vertically displaced from each other. If such vertically displaced single-crystal silicon (SCS) beams were available, there would be two possibilities for achieving vertical actuation andor rotation: a) conversion of motion from adjacent lateral actuators to torque rotation by utilization of their vertically displaced sheer centers, as first proposed in [7] , orb) direct vertical actuation, i.e. electrostatically, or thermally. These are illustrated in Fig. 1 .
In the example of Fig. La , a micromirror and its torsional support beams that allow micromirror rotation are vertically displaced above the actuation a m . Therefore if the actuation arm is laterally (in-plane) pushed or pulled by any adjacent lateral actuator, torque is applied on the support beams, which rotates the mirror structure, a concept introduced in [7] . Because the beams are micromachined at different vertical levels, they are termed Lower and Upper beams (Fig. la) . no bonding processes affect the actual device which itself is fully monolithically fabricated, and easier access to all the electrodes in a given device from the top side, also readily integnted with silicon integrated circuits. Finally, unlike in previous processes, the comb-finger etch-masks are self-aligned to the same mask, as will be explained in detail in Sec. IIB(ii).
To achieve the above structures we need the capability of etching a monolithic slab of Si to different depths from the frontand back-side. The process requires selective, multilevel etching [I21 of SO1 wafers, using deep reactive ion etching (DRIE) [13] , [14] . The timed etch from front and back of device layer results in the various types of beams.
FABRICATION PROCESS
Two distinct versions of the process have been developed and demonstrated. The first version of the process has the advantage that it can he applied on any SO1 wafer, i.e. it does not require actual SO1 wafer preparation which includes a silicon fusion bonding step. The second version of the process includes necessary SO1 wafer preparation by bonding which may be a drawback, but there are many advantages -the most important of which is that it provides very accurate beam alignment for high performance vertical combdrive fabrication.
A. Multilevel-beam Sol-MEMS: Front-and hack-side mu/ti/evel DRlEfor 3-level beam Sol-MEMS
The process requires four photolithography masks -three for the desired 3-level beams, and one for the hulk backside etch. The latter, Backside mask provides dry release for devices in the SO1 device layer, as well as space for rotation and vertical displacement of structures. Also, in this process it has an additional role. It is used to provide access to the backside of the SO1 device layer during the fabrication process itself, so that the Backcp mask can be applied from beneath the device layer giving as a result the Upper beam of Fig. 1. 
i) SO1 Wafer Preparation
The fabrication process begins with bonded and doubleside polished 100 mm diameter SO1 wafers with desired device layer thickness (in this work 50 pm), with a 2 p m insulating oxide layer, and with a 300pm thick silicon handle wafer. Each SO1 wafer is either purchased or fabricated from two n-type doped prime-quality silicon wafers as follows. One wafer, intended for the SO1 handle is purchased double-side-polished with accurate thickness of 30011 pm. The second wafer which is to become the device layer in the SO1 wafer is n-type prime wafer, standard thickness 525125 pm, and single-side polished.
A wet thermal oxide of 1 pm is grown on both wafers. Both wafers are then cleaned for 600 s in the piranha bath (2 I of HiSol + and 100 ml of H2O2) heated at 120"C, followed by deionized water rinsing and spin-drying. Immediately after spindrying, the wafers' polished sides are put in contact, causing fusion pre-bonding of oxide surfaces. This is followed by an anneal with N2 flow of 1 hour at llOO°C. Such wafers are then sent for grinding and polishing back from the thicker, device wafer's side, down to the total SO1 wafer thickness of 353 pm (for 50 pm device-layer thickness.) ii) Prepararion of masks The wafer first undergoes a 1.5 pm wet thermal oxidation. First mask (Trench) for deep front-side trenches is then etched into the oxide on the front side of the wafer, stopping on silicon. Then, 0.75 p m of low-temperature oxide (LTO) is deposited on the wafer to prepare the second front-side mask. Second mask (Resist) for protection of shallow front-side etches is etched into the LTO, again stopping on silicon in some areas, and stopping on the thermal oxide in other areas. Both masks are now transferred onto oxide layers on the wafer for later etching, and the front side of the wafer is thus ready for DRIE. This can he seen on the top surface schematic in Fig. 2a . On the backside of the wafer, two masks are also employed. First mask defines so called Backup areas, i.e. areas where device single crystal silicon (SCS) will be thinned from beneath achieving a thin, Upper beam of Fig. 1 . This mask is etched into the thermal oxide on the backside, also depicted in schematic in Fig. 2a . Then, fourth mask (Bockride) is applied with thick resist, usually -8 p m thick G-line resist which will provide a good mask for the long back-side DRIE, as well as oxide RIE steps. At this point the wafer is fully prepared for the many etch have reached the oxide on the entire wafer, the rest of backside area has about 60 pm of silicon remaining. Now the Backup mask, originally applied to the backside of the wafer, can be transferred onto the insulating oxide to be used to undercut the SO1 device layer for Upper beams. The insulating oxide is thinned from 2.0 pm to 0.8 pm in those areas by oxide RIE. Then the r e m e backside DRlE is done until all backside trenches reachUbraxi& amdclear the comers on the entire wafer which can r @ m si -UWE overetch. iv) Front-side DRIE First DRlE step etches through the device layer (Fig. 2d) . Then, oxide plasma etch on the front side thins down oxide everywhere such that the Resist mask is fully removed, only Trench mask remains with -0.7 pm thickness of wet thermal 283 .
. the multi-level beam in the f&wing manner -namely, the Upper beam is utilized as the torsional support while the Lower beam is the actuating arm. This micromirror denionstrated >20" of static, and 290" of dynamic optical beam deflection [SI.
Since our process methodology employs timed DRlE to define thicknesses of beams critical to mechanical design, we monitored the thickness variations when possible. We have found that the thickness of a certain Upper beam design varied across the wafer by approximately f 1.8 pm. This is a direct, and predicted result due to -5% variation in etch rate over the 100 mm wafer for our DRlE recipes. The result for Lower beams was similar, with variation of approximately * 2.0pm.
B. Advanced multilevel-beam SOI-MEMS: 4-level beams and self-aligned vertical combdrive actuators
The process in Sec. IIA is adequate for many applications. However, because it utilizes front-to-back alignment to produce the beams it is not possible to align those structures with enough accuracy for implementation of high-performance vertical combdrives. To accomplish such accurate alignment and to allow the Upper beams to be of any feature size as available by stepper aligner available in this work, the process in Sec. IIA was improved to pre-embed the Backup mask into the insulation oxide while making the SO1 wafer by bonding.
i ) SO1 Wafer Preparation
The preparation of the SO1 wafer in this section is similar to that in the previous version of the process in Sec. IIA(i). The significant difference which provides the many advantaxes to this oxide (Fig. 2e) . At this point, the High and Upper beams are complete. The second and final DRlE is done until the Lower beams are lowered to desired height, e.g. 8 pm. The final result is shown in the schematic in Fig. 2f .
Because our designed layout positions backside etches under all moving structures, those structures are inherently dryreleased in the process due to the earlier backside etch and insulating oxide removal. Therefore, the wafer at this point contains fully functional MEMS ready for testing. This alleviates many issues with wet releasine of structures.
Mechanical and electrical tests can be performed immediately after the DRlE sten. In manv cases. after initial testing. DRIE ~c _ ~ was continued to further lower the Lower beam, since the masks had not yet been removed.
v) Results
The above fabrication process was developed and utilized to fabricate laterally actuated micromirror devices 171. To achieve the best performance, those devices require thin Upper and Lower beams, such that the micromirror torsional supports as well as the actuation arms are highly compliant. Because the beams are thin, their sheer centers are vertically Separated by -35-40 pm, which provides a significant torque.dis;ance for .the lateral actuation conceot 171. Examole of that structure is shown . ..
in Fig. 3 . The micromirror is 12.5 pm thick, and 600 pm in diameter. The thinning from the original 50 pm thickness results in approximately two-fold increase in the resonant frequency for .
. the micromirro;, while the device still maintains flatness with radius-of-curvature (Roc) >4m 181. The micromirror device uses version of the process is thatthe oxide on thehandle wifer's side intended for bonding is patterned before the bondine. Namelv.
-.
~ __
after thermal oxide of 1 pm was grown on both wafers, the wafer intended for SO1 handle is patterned with mask Backup and the oxide is etched down to silicon. After removing the mask and thorough cleaning of both wafers as described previously in Sec. IIA(i,) wafers are pre-bonded, annealed, and sent for grinding and polishing to desired device layer thickness.
ii) Mask preparation and self-alignmenr methodologv
The two front-side masks are prepared utilizing oxides of two thicknesses, as in Sec. IlA(ii.) However, the mask preparation in this section is modified from Sec. IIA(ii) to provide self-alignment of both front-side masks for highperformance vertical combdrives. In addition, due to the fact that the Backup mask is already buried within the SO1 wafer, the mask preparation process is different in that both of the front-side masks need to be aligned to that buried layer.
The SO1 wafer, prepared as described in Sec. IlB(i) above, has 0.75 pm of thermal oxide grown on it. It is coated with photoresist and exposed in the wafer stepper with a blanket mask (no mask clear reticle) in only two chip-locations, those used for stepper alignment (wafer edges), as done in previous work [5] , [6] . This photoresist exposure and a subsequent front-side DRlE step down to the insulating oxide is used to recover the alignment mark features that were included in the Bachp mask and were buried by the bonding process.
Front-side mask preparation with the following selfalignment methodology (depicted in Fig. 4) is then performed. The Trench mask patterns the thermal oxide on the top surface. But, to provide margin for subsequent self-alignment by the Align mask, the features of the Trench mask were previously enlarged from the designed features for the beams and other structures. Namely, the CAD layouts of High beam, Upper beams, and Middle beams are flattened, merged and grown by 2 pm on all sides to form the Trench mask. The thermal oxide is etched with this mask down to Si substrate, as in Fig. 4 . It should be noted that this step does not require critical alignment since the buried Backup layer includes a -2.0 pm margin for alignment since it is grown 2.0 pm larger than the desired final Upper beams.
Then, 0.75 pm of un-doped low-temperature oxide (LTO) is deposited on the wafer to prepare the second oxide front-side mask. Second mask, Align is applied as shown in Fig. 4 . This mask contains the designs for Lower beams, as well as the designs for all other beams but this time with correa dimensions from the original layout. This step will thaefon detmnine the final position of all structures and beuns &id a l lhecdq be self-aligned to each other. Fig. 6a . Also, &e to the -5% etch rate variation across the wafer, the thicknesses of resulting Middle beams vary from 8 p m to 12 pm. It is visible in the SEM that the surface of the beam is not smooth like the device layer surface because it is defined by timed DRIE. The smoothness can be improved with further etch recipe development.
Figwe 6b shows resulting Upper and Lower beams, which when herleaved as in Fig. 6c result in densely packed pree n m d vertical combdrives. The SEM in Fig. 6c was taken after the electron beam was first used to charge one of the combdrive sets to result in full upward actuation. Therefore, the upward actuating combdrive is fully engaged (in position of maximum capacitance) while the combfingers of the downward actuating combdrive set is fully disengaged. Thus the main goal of fully isolated upward and downward actuating self-aligned combdrive sets was achieved.
APLlCATlON EXAMPES
In the first example [I51 monolithic high aspect ratio Si micromirror device was demonstrated using the proposed fabrication methodology. As seen in Fig. 7 , the device is suspended by torsional support beams and is structured to enable bi-directional single-axis rotation, as well as independent up-and down-pistoning actuation. Namely, due to the capability of employing isolated combdrive sets for upward or downward actuation. the device was designed to have four possible crosssections for four modes of actuation. By electrically activating the proper pair of electrodes, the four actuation modes have been independently demonstrated [15] . Such a device with a 30 p m thick Upper support beam measured static optical beam deflection from -20" to 19" and hi-directional pistoning motion from -7.5 p m to 8.25 pm. In pistoning mode, the device exhibits resonance at 2619 Hz while in rotation mode at 1491 Hr. Another similar device which utilizes the highly compliant Middle beam (I0 p m thick support beam) measured static optical beam deflection from -14' to 16' downward pistoning motion to -12.5pm, all at<70 Vdc.
The second application example is a vertical actuator device for microlens actuation in 3D imaging applications [I61 with emphasis on pure pistoning actuation and low-voltage operation. In the SEM micrographs of the device shown in Fig.  8 , it can he seen that the device structure utilizes the self-aligned and pre-engaged Upper and Lower beams to form a large vertical combdrive. The suspension utilizes the Upper beam for compliant torsional operation which gives the low voltage of operation but also maintains good stability through the full range of actuation. Due to the availability of upward and downward pistoning, two types of devices were demonstrated. Singledirectional devices (downward pistoning only) demonstrate maximum static downward displacement of 8 p m at 10 VDc. Bidirectional devices demonstrate vertical actuation from -6.5 p m to +9 p m at max 12 Vm and a vertical displacement of up to 55 p m peak-to-peak is achieved at the resonance near 400 Hz. At the full piston displacement of -8 pm, the structure tilts very slightly by <0.034', and compensation of that tilt using an isolated comb bank is demonstrated [16] .
IV. CONCLUSIONS
The combination of back-and front-side multilevel etches with new alignment strategy allows for a new genre of high aspect ratio MEMS with additional degrees of freedom such ar rotation and vertical actuation. One obvious application area as demonstrated is in MEMS micromirrors, micromirror arrays, phased-arrays, and other optical devices, as demonstrated by application examples to date.
The main limitation of the process is its dependence on the uniformity and precision of the timed DRIE steps, as some of those steps define thicknesses of structural beams. Our current focus is on improving the process yield, and achieving accurate control of layer thicknesses in the timed DRIE steps.
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